1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
|
/**
@Generated PIC24 / dsPIC33 / PIC32MM MCUs Source File
@Company:
Microchip Technology Inc.
@File Name:
clock.c
@Summary:
This is the clock.c file generated using PIC24 / dsPIC33 / PIC32MM MCUs
@Description:
This header file provides implementations for driver APIs for all modules selected in the GUI.
Generation Information :
Product Revision : PIC24 / dsPIC33 / PIC32MM MCUs - 1.171.4
Device : PIC24FV16KM202
The generated drivers are tested against the following:
Compiler : XC16 v2.10
MPLAB : MPLAB X v6.05
*/
/*
(c) 2020 Microchip Technology Inc. and its subsidiaries. You may use this
software and any derivatives exclusively with Microchip products.
THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER
EXPRESS, IMPLIED OR STATUTORY, APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED
WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A
PARTICULAR PURPOSE, OR ITS INTERACTION WITH MICROCHIP PRODUCTS, COMBINATION
WITH ANY OTHER PRODUCTS, OR USE IN ANY APPLICATION.
IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE,
INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND
WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS
BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE
FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN
ANY WAY RELATED TO THIS SOFTWARE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY,
THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
MICROCHIP PROVIDES THIS SOFTWARE CONDITIONALLY UPON YOUR ACCEPTANCE OF THESE
TERMS.
*/
#include <stdint.h>
#include "xc.h"
#include "clock.h"
void CLOCK_Initialize(void)
{
// RCDIV FRC/2; DOZE 1:8; DOZEN disabled; ROI disabled;
CLKDIV = 0x3100;
// TUN Center frequency;
OSCTUN = 0x00;
// ROEN disabled; ROSEL FOSC; RODIV 0; ROSSLP disabled;
REFOCON = 0x00;
// ADC1MD enabled; SSP1MD enabled; T1MD enabled; U2MD enabled; U1MD enabled;
PMD1 = 0x00;
// CCP2MD enabled; CCP1MD enabled; CCP4MD enabled; CCP3MD enabled; CCP5MD enabled;
PMD2 = 0x00;
// SSP2MD enabled; RTCCMD enabled; CMPMD enabled; DAC1MD enabled;
PMD3 = 0x00;
// CTMUMD enabled; REFOMD enabled; ULPWUMD enabled; HLVDMD enabled;
PMD4 = 0x00;
// AMP2MD enabled; AMP1MD enabled; DAC2MD enabled;
PMD6 = 0x00;
// CLC1MD enabled; CLC2MD enabled;
PMD8 = 0x00;
// CF no clock failure; NOSC PRI; SOSCEN disabled; SOSCDRV disabled; CLKLOCK unlocked; OSWEN Switch is Complete;
__builtin_write_OSCCONH((uint8_t) (0x02));
__builtin_write_OSCCONL((uint8_t) (0x00));
}
|
