From 8b33d1317613c83cac68962084f2fb04e0736177 Mon Sep 17 00:00:00 2001
From: Joshua Drake <Joshua.Ellis.Drake@gmail.com>
Date: Thu, 12 Oct 2023 16:44:24 -0500
Subject: Finished PCB and cleared all errors :)

---
 Resistor Bank Control Board.kicad_prl | 20 ++++++++++----------
 1 file changed, 10 insertions(+), 10 deletions(-)

(limited to 'Resistor Bank Control Board.kicad_prl')

diff --git a/Resistor Bank Control Board.kicad_prl b/Resistor Bank Control Board.kicad_prl
index 030575b..0ba4762 100644
--- a/Resistor Bank Control Board.kicad_prl	
+++ b/Resistor Bank Control Board.kicad_prl	
@@ -1,6 +1,6 @@
 {
   "board": {
-    "active_layer": 2,
+    "active_layer": 37,
     "active_layer_preset": "All Layers",
     "auto_track_width": true,
     "hidden_netclasses": [],
@@ -15,17 +15,17 @@
       "zones": 0.6
     },
     "selection_filter": {
-      "dimensions": true,
-      "footprints": true,
-      "graphics": true,
-      "keepouts": true,
+      "dimensions": false,
+      "footprints": false,
+      "graphics": false,
+      "keepouts": false,
       "lockedItems": false,
-      "otherItems": true,
-      "pads": true,
-      "text": true,
+      "otherItems": false,
+      "pads": false,
+      "text": false,
       "tracks": true,
-      "vias": true,
-      "zones": true
+      "vias": false,
+      "zones": false
     },
     "visible_items": [
       0,
-- 
cgit v1.2.3